The Schottky diode (Al/p-CuInSe 2 /FTO) was fabricated by simple deposition of pure Aluminum on the front side of the CuInSe 2 thin film. We have investigated its electrical characteristics by measuring the current-voltage (I-V), the capacitance-voltage (C-V) and the electrical impedance in the range of temperature (300 K -425 K). At room temperature, this heterostructure has shown nonideal Schottky behavior with 3.98 as ideality factor and 38 μA/cm 2 as a reverse saturated current density. The C-V measured at 100 kHz has shown non-linear behavior and an increase with temperature. Similarly, we have estimated, at room temperature, the carrier doping density, the built-in potential and the depletion layer width which are of about 8.66 × 10 15 cm −3 , 1.12 V and 0.37 μm respectively. By the impedance spectroscopy technique, we have found a decrease with temperature of all the serial resistance R s , the parallel resistance R p and the capacitance C p . The frequency dependence of the imaginary part of this impedance was carried out to characterize the carrier transport properties in the heterostructure. From the Arrhenius diagram, we have estimated the activation energy at 460 meV. An equivalent electrical circuit was used for modeling these results.
Introduction
Photovoltaic (PV) effect was discovered in 1839, but it remained a laboratory curiosity until the mid 1950s when USA space program attempted to power satellites with PV cells. In 1954, single crystal silicon (sc-Si) PV cells of 6% efficiency were reported at Bell Laboratories [1] . During the energy crisis of the early 1970s, both public and private sectors became interested in applications of PV energy generation. Initial efforts focused on lowering the cost of sc-Si solar cell modules since the basic technology already was well developed [2] [3], While polycrystalline silicon (pc-Si) solar cell module technology was introduced to further lower manufacturing costs. However, its cost advantages were confronted by its lower efficiency which was approximately equal to 9.2% [4] . To respond to the potential demand in the power generation market, research and development efforts were shifted gradually to other polycrystalline thin film material systems like ternary chalcopyrite semiconductors (CuInSe 2 , CuGaSe 2 , AgInSe 2 , etc.) which gave efficiency from 6% to 16% [5] - [9] . These materials systems are being considered seriously as the basis of PV module future technologies for terrestrial power generation. On the other hand, several techniques have been actually used for the preparation of chalcopyrite films. We can mention some of them as electrodeposition [10] [11], flash evaporation [12] , r.f. sputtering [13] , thermal evaporation [14] , solution growth [15] , hot press [16] , hot wall method [17] [18] and pulse laser ablation [19] and so on.
Although metal-semiconductor (MS) contacts are the most used as rectifying contacts for the fabrication of electronic devices, they are frequently used in solar cells, in light detectors and in integrated circuits [20] - [26] . The performance and the reliability of a Schottky diode are considerably influenced by the quality of the interface between the deposited metal and the contact surface of the semiconductor [27] . The most important physical parameters characterizing this junction are its potential barrier and its ideality factor. The existence of native oxide layer in its interface has a direct effect on the carrier charges transport and modifying the electrical properties [28] . The Schottky junction Al/CuInSe 2 is one of the simplest MS contact devices. The p-type junctions, like p-CuInSe 2 , have been analyzed and have given useful information concerning the effects of the physical defects on the electrical carrier transport through the junctions [29] [30] . As proved experimentally, most of these junctions have an electrical behavior close to the theoretical ideal thermionic emission current model usually used [31] - [36] , although the study of the temperature dependence on the current-voltage (IV) and the capacitancevoltage (CV) characteristics of these junctions gives more detailed information about their conduction processes and the nature of the potential barrier [37] - [43] .
In this work, we have fabricated the Schottky junction Al/p-CuInSe 2 by electrodeposition technique to investigate the dominant current transport conduction mechanisms. The temperature dependence of the current-voltage, capacitance-voltage characteristics and the impedance measurements were analyzed in order to understand the effects of interface and the thermionic emission mechanism on this Schottky junction.
Experimental Details
The CIS (CuInSe 2 ) films have been electrodeposited on FTO substrates and treated at 400˚C in vacuum during 20 min as described in our previous works [10] . In order to form the Al/p-CIS/FTO Schottky junction, aluminum electrodes were evaporated on this structure as shown in Figure 1 , following by an annealing in air at different temperature varying in the range 50˚C -125˚C.
Their electrical properties were tested by using the AC/DC Keithley Instrument Model 4200-SCS Semiconductor Characterization System by measuring their I-V, C-V and their electrical impedances which were performed with a sweep of voltage.
Results and Discussion

Current-Voltage Characteristics
Schottky barriers on semiconductor are of interest not only because of their applications as rectifying contacts but also due to the insight they afford into the nature of bounding and defect levels in solids. Generally, it is assumed that the forward bias current of the Schottky diodes is due to thermionic emission mechanism.
The theoretical current-voltage characteristic of the p-n junction diode is given by the following known relationship [44] :
where q is the carrier unit charge, 0 I is the reverse saturation current, V the applied voltage, s R the serial resistance, T the absolute temperature and n the ideality factor.
Experimentally, the current-voltage characteristic studied under forward and reverse bias conditions of the Al/p-CIS/FTO junction in dark and at room temperature is shown in Figure 2 . The rectifying behavior confirms that this junction acts like a Shottky diode.
The approximated Equation (1) up to the threshold potential can be written in the following logarithmic form: Figure 3 shows, at room temperature, the I-V characteristic which shows the reverse current saturation about 38 µA.
Moreover, the differentiation of the last equation may provide the following form: Figure 4 illustrates, at room temperature, this variation versus the current density I. It has, in fact, a linear behavior and we can easily extract both the serial resistance s R and the ideality factor n which are estimated to be 137.5 Ω and 3.98 respectively. This last one has high value than the ideal factor ( )
which is possibly due to the potential drop and the recombination current traversing the interfacial layer [37] .
Capacitance-Voltage Measurements
The depletion layer capacitance C per unit area can be given by the known expression:
where, s ε is the dielectric constant of semiconductor, V the applied voltage, A N the carrier acceptors concentration and 0 V is the built-in potential in semiconductor devices which is equal to the potential across the depletion region in thermal equilibrium.
In dark, the capacitance-voltage C −2 -V in the reverse bias voltage, at different temperatures and at 100 kHz, was studied. It is clear from Figure 5 that at reverse bias (V ≤ −3 Volts) the capacitance is bias dependent which indicates that the junction is fully depleted. As the bias increases, a locally linear behavior is obtained for all temperatures.
According to Equation (3), we have extracted from Figure 6 . These results are also in good agreement with those reported by Zhang et al. and other authors [47] - [49] .
Thus, the annealing of the junction modifies the electrical properties in the layers. This can be attributed to the presence of the interfacial thin native oxide layer between the metal and semiconductor [50] or by the inter-diffusion between the metal layer and the CIS film and may be also due to the existence of a trap centers in the junction [51] [52]. In addition, the defects in semiconductor material play an important role as traps or as recombination centers depending on the capture cross section of the electrons and holes. Due to these defects and to the presence of deep impurities in the depletion region, the rectifying contact capacitance may be varying. The rectifying devices' traps reduce the free carrier density whereas recombination centers produce generation-recombination current. When the temperature increases, there is a decrease of the built-in potential 0 V and an increase of the carrier concentration A N (Figure 6 ). This effect may be attributed to the effect of traps [53] . It is known that the depletion layer width, formed in the junction, of the n + -side of the metal is much smaller than the p-side of the semiconductor and can be neglected, and then the layer width W is only reduced to the p-side region and is given by the following expression:
The potential difference n V between the Fermi level and the top of the valence band in the CIS can be obtained by the following relationship: 
where v N is effective density of states in the valence band of the CIS (1.5 × 10 19 cm −3 [54] ). Thus, the barrier height value for the Al/p-CuInSe 2 device is calculated by: Figure 7 shows the variation of the layer width and the barrier height with temperature. We observe that the depletion layer width W decreases with increasing temperature due to the increasing of the carrier density A N . 
Impedance Spectroscopy
The impedance spectra of the Al/p-CIS/FTO heterostructure at zero bias for various temperatures are shown in Figure 8 . The electrical response can be fitted as an equivalent AC circuit composed by a single parallel resistor p R and capacitor p C network connected to a serial resistor s R as shown in Figure 9 . Its real and imaginary impedance parts Z ′ and Z ′′ may be written as:
The values of the serial resistance s R and the total resistance ( ) s p R R + are obtained from the low and high frequency intercepts on the Z ′ axis respectively. The value of the capacitance was found to be slightly frequency dependent. Figure 10 and Figure 11 illustrate the evolution of the equivalent circuit parameters as a function with temperature. It can be observed that all the serial and the parallel resistances and the capacitance decrease with increasing temperature due probably the improvement of the junction structure.
We mention different results for the serial resistance values obtained by the two different methods, from (DC) I-V and from (AC) impedancemetry, which are respectively 173.5 Ω and 622.5 Ω at room temperature. The first value is different from the second one and this difference is due to the insufficiency of the conduction model where we don't have take account to the different diffusion processes of the carriers.
In fact, by introducing the previous values of s R , p R and C in the theoretical real and imaginary part of the complex impedance, we have found a good fitting in the range of frequencies 1 kHz to 10 MHz as shown in Figure 12 for 300 K. This result is also verified for the other chosen temperatures. When increasing the temperature, the cut-off frequency of the imaginary part of the impedance, shown in Figure 13 , shifts towards the higher frequencies, and satisfies the theoretical model of the hole traps interacting with the valence band [55] : 
Conclusions
The Al/CIS/FTO heterojunction was fabricated and studied by using I-V, C-V and impedance measurements in the range of temperature 300 K -425 K. The rectifying behavior confirms that this junction behaves as a Schottky diode with p-type absorber layer. The high value found for the ideality factor is probably due to both the potential drop and the recombination through the interfacial layer. C-V measurements reveal that the carrier concentration of annealed CIS films is in the order of 10 15 cm
. In addition, we have observed that the depletion layer width and the barrier height decrease with temperature. We have also given, from the impedance spectra, the electrical equivalent circuit and we have found that their parameters ( s R , p R and C) decrease when annealing temperature increases. Two different results, for the serial resistance s R , have been deduced from the DC and AC measurements. This difference is due to the insufficiency of the conduction model where we don't have taken into account the different diffusion processes and the existence of trap levels.
The study on temperature of our junction shows some information in transport phenomenon. It shows the quality of the interface between thin layers. Those results are favorable for preparing thin film solar cells with p-CIS as absorber layer. In addition, the electrodeposited absorber layer of CuInSe 2 has shown good stability with weak resistance in the interface. Such heterojunction fabrication processes will significantly help the realization of low-cost thin films and this technique may be concurrent to other ones because it is economic, technologically simple and allows the possibility of deposition over large surface areas for the PV solar cells fabrication. 
